

Fig. 1

18 →

Pin	Input/Output
TXD0	I
TXD1	I
TXD2	I
TXD3	I
TX_EN	I
TX_ER	I
TX_CLK	O
MDIO	I/O
MDC	I

Pin	Input/Output
RXD0	O
RXD1	O
RXD2	O
RXD3	O
RX_DV	O
RX_ER	O
RX_CLK	O
COL	O
CRS	O

Fig. 2

52 →




Fig. 3

006T00'0/E/6560




Fig. 4